MOSFET parameter j7uctuations resulting from the 'atomistic' granular nature of malter. are predicted LO be a critical roadblock to the scaling of devices in .fitwe electronic systems. A methodologV is presented which alloivs compact model based circuit analysis rools to exploit the resirlts of 'atomistic' device simulalion, allowing investigation of the effects of such flucrualions on circuits and systems. The methodology is applied to a CMOS inverter, ring oscillator, and analogzre NMOS current mirror as simple initial examples ojits eflcacy.
Introduction
There is considerable interest in intrinsic parameter fluctuations, caused by differences between otherwise macroscopically identical devices. A growing body of research is aimed at predicting the nature and magnitude o f these 'atomistic' fluctuations due to, amongst other things, channel dopant number and position variation, oxide thickness variation, and line edge roughness [1, 2] . Such fluctuations, for example i n V, and will become steadily more pronounced as devices continue to scale. Although channel engineering methods have been presented as a short term palliative to restrain these fluctuations, some of the suggested solutions work against device short channel performance [3] . In In order to better understand the implications of intrinsic 'atomistic' fluctuations independent o f experimental process variations, an ensemble of 100 macroscopically identical, but microscopically different devices is created and simulated using the Glasgow 'atomistic' device simulator -which can correctly account for fluctuations introduced by discrete random doping distributions in the MOSFET channel, source and drain. The ensemble, which is used as source data for the rest o f the extraction methodology, is based on the continuous doping profile o f a 35 nm nMOSFET [SI, to which the simulator is rigorously calibrated. The details of this calibration are presented elsewhere [7] . We present, in section 3, an optimised methodology for extracting an ensemble of compact model parameters from statistical data produced by either experiment or device simulation.. In sections 4 and 5 we apply the methodology to analyse the performance of foundational circuits for both digital and analogue applications.
Methodology
The extraction -process is completed in two phases. Firstly, a complete set of BSIM3v3 model parameters is ' extracted from the IV characteristics of a typical device with a continuous doping profile, and the ~ parameters divided into two' groups: those 'sensitive to 'atomistic' fluctuations, ' and those insensitive to 'atomistic' fluctuations, which are fixed. after this phase. A combination.of local optimisation and a group extraction strategy is employed to extract the whole set of BSIM3v3 parameters using the Synopsys tool AURORA, focussing on those critica! to long channel behaviour, the threxhold voltage in the short channel regime, and drain-current . Fig. 3 C&pact model calibration of gate cliaracteristics fol single 35 n n i nMOSFET.
-. Inverter delay is .measured at 50% of supply voltage.
Results are shown in figure 6 , and it can be seen that in this, best possible case scenario, the circuit has an average propagation delay of 10.9 ps. The graph has a standard deviation of 1.3 ps. Fig. 6 Distribution o f circuit delays for inverter circuits incorporating nMOSFETs from 'atomistic' eiiseoible.
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4.
Ring Oscillator
The simplest CMOS circuit for timing tests is the ring osci\lator -and the circuit diagranl of a five stage oscillator is shown in figure 7 . This circuit will give an indication of the performance o f inverters in practice, when driven and loaded realistically. The inverters themselves are modelled as above, with interconnect capacitances assumed to be negligible. The results of circuit simulations on this system are shown in figure S. Power supply variation (%) Fig. 9 Distribution o f circuit delays for inverter circuits incorporating nMOSFETs from 'atomistic' ensemble.
Deviations i n propagation delays due to 'atomistic' effects are modest. This is as expected, not only because the averaging effect o f the ring oscillator stages, but also because the period is substantially dependant on drive current, which, due to screening in strong inversion, is relatively resistant to 'atomistic' fluctuations. It is emphasised in figure 9 , which shows the standard deviation in period caused by power supply instability. 'Atomistic' ring oscillator fluctuations for 35 nm nMOSFETs are o f the same order as fluctuations caused by a 5% supply instability.
5.
Current Mirror
To demonstrate the effects of 'atomistic' fluctuations in a simple analogue circuit, a four nMOSFET transistor cascode current mirror, shown in figure IO, is chosen.
mismatch distribution between /,/and I,,,, is spread from due to random dopants.
Conclusions
I -40% to +40%, reflecting a large threshold fluctuation . .
. However, transistor matching through V, is critical for analogue circuit design, and fluctuations will .introduce pronounced mismatch between macroscopically identical devices. Figure 12 clearly shows this effect; the We have presented a methodology for integrating the results of 'atomistic' parameter fluctuations into compact model ensembles, for investigation o f analogue and digital circuits using devices in the nanometre regime.
This methodology will allow analysis of the effects of a range of 'atomistic' phenomena -both singly and in combination -on circuits and systems. We have shown examples of this methodology applied to CMOS inverter and ring oscillator circuits, and to an analogue NMOS current mirror.
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